


Rajendra Mane College Of Engineering & Technology, Ambav

Examination:- Win -2010 SEM-IV, SE -EXTC (Revised)

Subject:- ADIC & DA

Question Paper code no. GT-6516

Q.1) Analyze the current amplifier with grounded load.



Applying KCL at Node B,

$$I_{in} = I_s + I_2$$

$$I_2 = I_{in} - I_s = I_{in} - (V_B/R_s)$$

$$V_B = V_A = V_L$$

Output voltage of op-amp is given by,

$$V_o = V_B - I_2 \chi R_2$$

$$V_o = V_L - [I_{in} - (V_L/R_s)] \chi R_2$$


$$I_0 = \frac{V_o - V_L}{R_1}$$

$$\text{But } I_0 = -\frac{R_2}{R_1} \chi I_{in} - \frac{V_L}{R_1} \left[-1 - \frac{R_2}{R_s} + 1\right]$$

$$I_0 = -\frac{R_2}{R_1} \chi I_{in} - \left[\frac{R_2}{R_1 \chi R_s}\right] \chi V_L$$

Basically op-amp is voltage amplifier device, but we can configure them to amplify current.

Q.2) How switched capacitor can simulate resistor?



When switched is in position-1, capacitor charges up to V1, and when it is in position-2, capacitor discharge to V2

*** Net charge transfer from V1 to V2 is given.

$$\Delta Q = C(V_1 - V_2)$$

*** If switching rate is adjusted to a rate of f_{CLK}

$$I_{avg} = \frac{\Delta Q}{Sec} \text{ but } 1 \text{ Sec} = 1/f_{CLK}$$


$$I_{avg} = \Delta Q \cdot f_{clk} = C(V_1 - V_2) \cdot f_{clk}$$

*** hence equivalent resistance is given by

$$R_{eq} = \frac{V_1 - V_2}{I_{avg}} = \frac{V_1 - V_2}{C(V_1 - V_2) \cdot f_{clk}}$$

$$R_{eq} = \frac{V_1 - V_2}{I_{avg}} = \frac{1}{C \cdot f_{clk}}$$

C) With neat circuit diagram, explain counter type A-to-D converter.




Counter is reset to zero, by applying reset pulse. After applying reset, pulses are applied through AND gate.

- Initially DAC is zero. Therefore analog input V_a is higher than the DAC output ($V_a > V_d$). Therefore comparator output is high and AND gate is enabled. Thus clock pulses are allowed to pass through AND gate to counter.
- Counter starts counting these pulses. As counter output acts as input to DAC, DAC output also increases.
- As long as $V_d < V_a$, this process will continue, as comparator output remains high, enabling the AND gate.
- However, as soon as DAC output is higher than input analog voltage $V_a < V_d$, comparator output becomes low. This process will disable the AND gate and stop the clock pulses. Digital output of the counter represents analog output.

D) Differentiate between SRAM and DRAM

	SRAM	DRAM
1	Cell of the SRAM is flip-flop.	DRAM unit consists of one MOSFET and capacitor.
2	Number of components per cell is more.	Number of components per cell is low.
3	Memory per area is less.	Memory per area is more.
4	Refreshing is not required.	Refreshing circuit is required.
5	Access time is less, so that this is faster.	Access time is more, so that this is slower.

E) Explain state machine decomposition.



Many times it's not configurable to design a huge machine, because of many variables changing at a times or different time. So that while doing programming main routine has to be divided in to small sub-routine. To decompose the state machine following steps are used—

- Main machine provides primary input and output.
- Main machine execute top level control algorithm.
- Sub-machine performs lower level steps.
- Sub-machine is under control of main machine.
- Sub-machine may optionally handle some of primary input and output.

Above process of breaking of total machine into main machine and sub-machine is referred as state machine decomposition.


Q.2)

a) Draw a neat circuit diagram of an instrumentation amplifier using three op-amp. Derive its output voltage equation.

-In industrial application measurement and control quality are required such as temperature, pressure and humidity etc. transducer is used to convert this quantity into electrical quantity proportionally. Output of transducer is then applied to an amplifier which is called as "instrumentation amplifier".

* Advantages of instrumentation amplifier*


- **Precise low level signal amplification:-** Instrumentation amplifier are expected to amplify the signal of very small amplitude. Therefore gain should be high and accurate.
- **Low noise:-** Basically I.A. is differential amplifier so that noise is low.
- **Variable gain:-** With resistance R_2 , gain of I.A. can be varied precisely.
- **High i/p impedance:-** Input impedance of I.A. is very high, because it is depending on two unity buffer amplifier.
- **Low o/p Impedance:-** Output impedance of amplifier is decided by the amplifier A_3 .




A1 is a non-inverting amplifier hence its output voltage is given by

$$V_{01} = \left[1 + \frac{R_3}{R_4}\right] V_{in1}$$

V_{01} is applied to the inverting terminal of A2. Hence its output voltage V_0 can be obtained with the help of superposition theorem by considering V_{01} and V_{in2} separately as shown in figure.



A2 acts as an inverting amplifier with gain of R_2/R_1



A2 acts as a non-inverting amplifier with gain of $1 + R_2/R_1$

Output voltage $V_{0'}$ by considering only V_{01} as shown in figure is given by

$$V_{0'} = -\frac{R_2}{R_1} V_{01} = -\frac{R_2}{R_1} \left[1 + \frac{R_3}{R_4}\right] V_{in1}$$

And output voltage $V_{0''}$ by considering only V_{in2} as shown in figure is given by

$$V_{0''} = \left[1 + \frac{R_2}{R_1}\right] V_{in2}$$

Hence output voltage $V_0 = V_{0'} + V_{0''}$

Substituting the values we get,

$$V_0 = -\frac{R_2}{R_1} \left[1 + \frac{R_3}{R_4}\right] V_{in1} + \left[1 + \frac{R_2}{R_1}\right] V_{in2}$$

$$V_0 = \left[1 + \frac{R_2}{R_1}\right] V_{in2} - \left[\frac{R_2}{R_1} \left(1 + \frac{R_3}{R_4}\right)\right] V_{in1}$$

Take out $1 + (R_2/R_1)$ common from the first RHS of expression V_0 to obtain,

$$V_0 = \left[1 + \frac{R_2}{R_1}\right] \left(V_{in2} - \frac{1 + (R_3/R_4)}{1 + (R_1/R_2)} V_{in1}\right)$$

The circuit will work as a true difference amplifier if

$$\frac{R_1}{R_2} = \frac{R_3}{R_4} \text{ or } 1 + \frac{R_1}{R_2} = 1 + \frac{R_3}{R_4}$$

When this condition is satisfied equation reduced to

$$V_0 = \left[1 + \frac{R_2}{R_1}\right] (V_{in2} - V_{in1})$$

The circuit has the advantage of high input impedance and low output impedance.

b) Lists different commercial ROM types. Differentiate them.

- Mask programmable ROM
- Programmable ROM
- Erasable Programmable ROM
- Electrical erasable programmable ROM

Mask programmable ROM

In this data pattern must be programmed as a part of manufacturing process.

It is not programmable.

Normally it is used for high volume usage due to low cost.

Programmable ROM

This device is electrically programmable. Here user can program this chip.

Normally PROM is one time programmable.

Erasable programmable ROM

In this memory data can be written any number of times.

Chip can be erased by exposing it to UV rays called EPROM.

This is used when one want to develop digital computer system.

Advantage:

- Can be reprogrammed so useful for field upgrades, debug trials.

Disadvantages:

- The whole contents need to be erased, selective erasure not possible
- Over-exposure to UV rays may damage the device.

Use:

It is used for device boot-up, lookup tables. (Though EPROMs are extinct and replaced by EPROMS)

Electrically erasable programmable ROM

To erase particular location a voltage of 20 to 25V is applied.

Selective location can be erased, which is not possible in EPROM.

Few milliseconds are required to erase data.

To erase the ROM it is not necessary to remove PROM from circuit.


Advantages:

- The chip does not have to be removed to rewrite.
- The entire chip does not have to be completely erased to change a specific portion of it.
- Changing the contents does not require additional dedicated equipment.

Q.3)

a) What are the universal filters? Draw neat circuit diagram of any universal filter and find out its output voltage equation.

Multiple op-amp filter such as state-variable and Bi-quad filter are called as universal filter. Because, they simultaneously provides more than one frequency response. Figure shows state variable circuit which provides the second order low pass, band pass, and high pass response simultaneously.



We can obtain the output of A1 by mean of using the principle of superposition by considering every input to A1 separately and assign their response as follows.

$$\text{Output of A1} = V_{HP} = -\frac{R5}{R3} \square Vin - \frac{R5}{R4} \square VLP + \left[1 + \frac{R5}{R3 \parallel R4}\right] \square \frac{R1}{R1 + R2} \square VBP$$

A2 and A3 are integrator hence their output are

Output A2 = V_{BP} = voltage across C_1

$$V_{BP} = -\frac{1}{s \square C1 \square R6} \square VHP$$

And Output A3 = V_{LP} = Voltage across $C2$

$$V_{LP} = -\frac{1}{s \square C2 \square R7} \square VBP$$

Now substituting the expression for V_{HP} from above equation and rearrange the term we get—

$$\frac{VHP}{Vin} = -\frac{R5}{R3} \square \frac{R4 \square R6 \square C1 \square R7 \square C2 \square S^2 / R5}{R4 \square R6 \square C1 \square R7 \square C2 \square S^2 / R5 + \{R4(1 + \frac{R5}{R3} + \frac{R5}{R4}) \square s / (1 + R2 / R1)R5 + 1\}}$$

But we know that standard 2nd order HPF

$$HHP(jw) = \frac{-(w / w0)^2}{1 - (w / w0)^2 + (jw / w0) / Q}$$

$$w0 = \frac{\sqrt{R5 / R4}}{\sqrt{R6 \square C1 \square R7 \square C2}} \quad Q = \frac{(1 + \frac{R2}{R1}) \sqrt{R5 \square R6 \square C1}}{1 + \frac{R5}{R3} + \frac{R5}{R4} \sqrt{R4 \square C2 \square R7}}$$

We know that, $V_{BP} = -\frac{1}{s \square C1 \square R6} \square VHP$

Dividing both sides by Vin , we get,

$$\frac{V_{BP}}{V_{in}} = H_{OHP} \parallel H_{BP}$$

This allows us to obtain the value of H_{OHP} as

$$H_{OHP} = \frac{1 + R2/R1}{1 + R3/R4 + R3/R5} \quad \text{and} \quad H_{OHP} = -\frac{R5}{R3}$$

Simplifying $V_{LP} = -\frac{1}{S \parallel C2 \parallel R7} \parallel V_{BP}$

Dividing both sides by V_{in} we get,

$$\frac{V_{LP}}{V_{in}} = -\frac{1}{S \parallel C2 \parallel R7} \parallel \frac{V_{BP}}{V_{in}}$$

We can get

$$H_{OLP} = -\frac{R4}{R3}$$

B) Write VHDL program for 4-bit decade counter with enable, reset and synchronous clock input.

Library ieee;

Use ieee.std_logic_1164.all;

Use ieee.std_logic_unsigned.all;

Entity decade is

Port(clk, en, reset : in std_logic;

Q : Out std_logic_vector(std_logic_vector(3 downto 0));

End decade;

Architecture a_decade of decade is

Signal temp : std_logic_vector(3 downto 0);

Begin

Process(clk, reset)

Begin

If(clk='1' and clk'event) then

If (reset='0') then

Temp <= "0000";

Else

If(en='1') then

If(temp < 9) then

Temp <= temp + "0001";

Else

Temp <= "0000";

End if;

End if;

End if;

End if;


End process;

Q <= temp;

End a_decade;

Q.4)

a) Design an astable multivibrator for an output frequency of 1 KHz but a variable duty cycle of 30 % to 70 %. Assume $V_{CC}=12V$.



Time of one cycle = $1/\text{frequency}$
= $1/1 \text{ KHz}$
= $1000 \mu\text{Sec}$

$$T_{ONmin} = 300 \mu\text{Sec}$$

$$T_{OFFMax} = 700 \mu\text{Sec}$$

$$T_{ONmax} = 700 \mu\text{Sec}$$

$$T_{OFFMin} = 300 \mu\text{Sec}$$

$$T_{ONmin} = 0.693 \cdot (R_A) \cdot C = 300 \mu\text{Sec}$$

Assume $C = 0.1 \mu\text{F}$

$$R_A = 4.329 \text{ K}\Omega$$

$$T_{ONmax} = 0.693 \cdot (R_A + R_C) \cdot C = 700 \mu\text{Sec}$$


$$R_C = 5772.0 \Omega = 5.772 \text{ K}\Omega$$

$$T_{ONmin} = 0.693 \cdot R_B \cdot C = 300 \mu\text{Sec}$$

$$R_B = 4.329 \text{ K}\Omega$$

b) Design a logic circuit that asserts its output for one cycle when the input stream changes from 0 to 1 using (i) Moore Machine (ii) Melay machine.

i) Moore machine:-




Assume a=00;
 b=01;
 c=10;


State table:-

X	A	B	A+	B+	Y
0	0	0	0	1	0
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	0	0	0
1	0	0	0	0	0
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	0	0	0

We will use D-FF




$$A+ = X\bar{A}\bar{B}$$



$$B+ = \bar{X}\bar{A} + \bar{X}\bar{B}$$




$$Y = A\bar{B}$$



ii) Melay machine:-


we will detect the sequence01.....




Assume states a=0 and b=1

State table

X	A	A+	Y
0	0	1	0
0	1	1	0
1	0	0	0
1	1	0	1




$$A+ = \bar{X}$$




$$Y = X.A$$

There are only two states. So that number of flip-flops required = 1



Q.5) a) Design the op-amp circuit which can give the output as $V_0 = 2 \cdot V_1 + 4 \cdot V_2 - V_3$.



From circuit diagram:-

$$V = \frac{Rf3}{R4} (VB - VA)$$

$$\text{Where as } VB = -\frac{Rf2}{R3} V3$$

$$VA = -\frac{Rf1}{R1} V1 - \frac{Rf1}{R2} V2$$

Assume $Rf3 = Rf4 = 10K\Omega$

$$\therefore V = \frac{Rf1}{R1} V1 + \frac{Rf1}{R2} V2 - \frac{Rf2}{R3} V3$$

But we want

$$V_0 = 2V1 + 4V2 - V3.$$

Comparing above equations with required equation

$$\frac{Rf1}{R1} = 2, \quad \frac{Rf1}{R2} = 4, \quad \text{and} \quad \frac{Rf2}{R3} = 1$$

Assume $Rf1 = Rf2 = 10K\Omega$


$$\therefore R1 = 5K\Omega$$

$$R2 = 2.5K\Omega$$

$$R3 = 10K\Omega$$

$$Rf1 = Rf2 = Rf3 = R4 = 10K\Omega$$

Q.5) b) Design second order band pass filter (KRC) with $f_0 = 10$ KHz and bandwidth = 1 KHz, What is resonant gain?



Take $C1=C2=C$

We know that

$$\omega_0 = \frac{\sqrt{2}}{R \parallel C}$$

$$f_0 = \frac{\sqrt{2}}{2 \pi \parallel R \parallel C}$$

$$R = \frac{\sqrt{2}}{2 \pi \parallel f_0 \parallel C}$$

Assume $C=0.01\mu F$

$\therefore R=2.250K\Omega$

Calculate Q and K

$$Q = \frac{f_0}{B.W} = \frac{10K}{1K} = 10$$

$$K = 4 - \frac{\sqrt{2}}{Q} = 4 - \frac{\sqrt{2}}{10} = 3.858$$

But we know that


$$K = 1 + \frac{R_f}{R_1}$$

Assume $R_f=4.7K\Omega$

$$R_1=1.644K\Omega$$

$$\text{Resonant gain} = H_{\text{OBP}} = \frac{K}{4 - K} = 27.16$$

C) Draw and explain the block diagram of CPLD.



CPLD are capable of implementing logic circuit of up to 10000 equivalent gates.

It contains following blocks

- PAL like block
- I/O block
- Interconnecting wires

PAL like block contains 16 microcells. Each microcell consists of an AND-OR combination followed by EX-OR gates, flip-flop, multiplexers and tri-state buffer.


Every AND-OR combination contains about 5 to 20 AND gates and one OR gate. So OR gate has 5 to 20 inputs.

OR gate output is connected to the input of EX-OR gate. The EX-OR gate is used to invert the OR gate output.

The EX-OR gate output is stored into a D-FF.

Tri-state buffer acts as a switch. Corresponding pin of chip acts as output if the buffer is enabled and same pin acts as input pin if buffer is disable.

Explain VCO IC-566 and its features.




FEATURES

- 1) Wide range of operating voltage (up to 24V; single or dual)


- 2) High linearity of modulation
- 3) Highly stable center frequency (200ppm/°C typical)
- 4) Highly linear triangle wave output
- 5) Frequency programming by means of a resistor or capacitor, voltage or current
- 6) Frequency adjustable over 10-to-1 range with same capacitor

In most cases, the frequency of an oscillator is determined by the time constant RC. However, in cases or applications such as FM, tone generators, and frequency-shift keying (FSK), the frequency is to be controlled by means of an input voltage, called the control voltage. This can be achieved in a voltage-controlled oscillator (VCO). **A VCO is a circuit that provides an oscillating output signal (typically of square-wave or triangular waveform) whose frequency can be adjusted over a range by a dc voltage.** An example of a VCO is the 566 IC unit, that provides simultaneously the square-wave and triangular-wave outputs as a function of input voltage. The frequency of oscillation is set by an external resistor R_1 and a capacitor C_1 and the voltage V_c applied to the control terminals. Figure shows that the 566 IC unit contains current sources to charge and discharge an external capacitor C_v at a rate set by an external resistor R_1 and the modulating dc input voltage. A Schmitt trigger circuit is employed to switch the current sources between charging and discharging the capacitor, and the triangular voltage produced across the capacitor and square-wave from the Schmitt trigger are provided as outputs through buffer amplifiers. Both the output waveforms are buffered so that the output impedance of each is 50 Ω . The typical magnitude of the triangular wave and the square wave are 2.4 $V_{\text{peak-to-peak}}$ and 5.4 $V_{\text{peak-to-peak}}$.


$$f_{\text{out}} = 2(V^+ - V_c)/R_1 C_1 V^+$$



B) Draw a logic diagram and timing diagram of 4-bit Johnson's counter.



CIRCUIT DIAGRAM




WAVEFORM FOR JOHNSON'S COUNTER


c) Give the features of function generator IC-566.

- Low sine wave distortion, 0.5%, typically.
- Wide sweep range, 2000:1, typically
- Low supply sensitivity.
- Adjustable duty cycle.
- Linear amplitude modulation.

d) Design excess-3 decimal counter using MSI IC-74x163




B) Draw the circuit diagram of 4-bit R-2R ladder converter and derive its output voltage.




Operation of R-2R ladder DAC.

Number of digit per binary word is assume to be 3.(i.e. $n=3$). Switch position indicates that the binary word is $d_1.d_2.d_3$

Original circuit can be simplified as




Applying Thevenin's theorem at B



$$V_B = \frac{\left(\frac{2R}{3}\right) - VR}{2R + \frac{2R}{3}} \quad V_B = -\frac{VR}{4}$$

Considering op-amp to be an inverting amplifier the equivalent circuit of DAC is shown in figure.



For binary input $d_1, d_2, d_3 = 100 \dots$ $V_o = \frac{VR}{2}$.

Similarly we can derive op-amp output voltage for various input combinations.